

Fig. 2 (Prior Art)





Fig. 3 (Prior Art)



í

Fig. 4 (Prior Art)




Fig. 5 (Prior Art)






Fig. 6 (Prior Art)








Fig. 9

	address	tempera- ture	control signal	time information
_	0000	Te(0)	DVc(0)	T(0)
	0001	Te(1)	DVc(1)	T(1)
	0002	Te(2)	DVc(2)	T(2)
	0003	Te(3)	DVc(3)	T(3)
	* * *	•••	•••	•••
	000(N-1)	Te(N-1)	DVc(N-1)	T(N-1)

